CM41x_M0

Vendor Web: Analog Devices

download svd file

All devices of this Vendor

Name : CM41x_M0

description : ARM Cortex-CM0 Microcontroller based device

Architecture

Architecture : ARM Cortex-M0 (CM0)

revision : r0p0

endian : little

Memory Protection Unit (MPU) : available

Floating Point Unit (FPU) : available

Number of relevant bits in Interrupt priority : 4

Peripherals

name : ADCC0
description : ADC Controller
base address : 0x0
Interrupt (13) ADCC0_ERR : ADC Error
Interrupt (23) ADCC0_TMR0_EVT : Timer 0 Event Complete
Interrupt (24) ADCC0_TMR1_EVT : Timer 1 Event Complete

name : ADCC1
description : ADC Controller
base address : 0x0

name : BKPT1
description : Breakpoint unit
base address : 0x0

name : CAN0
description : Controller Area Network
base address : 0x0
Interrupt (28) SHARED_IRQ28 : Receive

name : CAN1
description : Controller Area Network
base address : 0x0

name : CGU0
description : Clock Generation Unit
base address : 0x0
Interrupt (0) SHARED_IRQ0 : Oscillator Watchdog Interrupt

name : CNT0
description : CNT
base address : 0x0

name : CPTMR0
description : Capture Timer
base address : 0x0
Interrupt (16) SHARED_IRQ16 : CPT 0 Measure Interrupt

name : CRC0
description : Cyclic Redundancy Check Unit
base address : 0x0

name : DACC0
description : DAC Controller
base address : 0x0

name : DMA0
description : The Direct Memory Access module
base address : 0x0
Interrupt (12) SHARED_IRQ12 : Error interrupt
Interrupt (17) SHARED_IRQ17 : Done interrupt

name : DMA1
description : The Direct Memory Access module
base address : 0x0
Interrupt (18) SHARED_IRQ18 : Done interrupt

name : DMA10
description : The Direct Memory Access module
base address : 0x0

name : DMA11
description : The Direct Memory Access module
base address : 0x0

name : DMA12
description : The Direct Memory Access module
base address : 0x0

name : DMA13
description : The Direct Memory Access module
base address : 0x0

name : DMA2
description : The Direct Memory Access module
base address : 0x0

name : DMA3
description : The Direct Memory Access module
base address : 0x0

name : DMA4
description : The Direct Memory Access module
base address : 0x0

name : DMA5
description : The Direct Memory Access module
base address : 0x0

name : DMA6
description : The Direct Memory Access module
base address : 0x0

name : DMA7
description : The Direct Memory Access module
base address : 0x0

name : DMA8
description : The Direct Memory Access module
base address : 0x0
Interrupt (19) SHARED_IRQ19 : Done interrupt

name : DMA9
description : The Direct Memory Access module
base address : 0x0

name : DPM0
description : Dynamic Power Management
base address : 0x0
Interrupt (7) SHARED_IRQ7 : Event

name : DWT1
description : Data watchpoint unit
base address : 0x0

name : EMUID0
description : CHIP ID For ARM Emulators
base address : 0x0

name : FFTB0
description : FFTB register map.
base address : 0x0
Interrupt (6) SHARED_IRQ6 : Data parity error
Interrupt (22) SHARED_IRQ22 : Non-continuous FFT averaging has completed. In addition, the interrupt request is asserted after a channel frame is processed (FFT, PSD, Averaging, PSD comparison) in multichannel mode.

name : HAE0
description : Harmonic Analysis Engine
base address : 0x0
Interrupt (27) HAE0_STAT : Status

name : LBA0
description : Logic Block Array
base address : 0x0

name : MBOX0_PORT0
description : MBOX Port 0 register map
base address : 0x0

name : MBOX0_PORT1
description : MBOX Port 1 register map
base address : 0x0

name : OCU0
description : Oscillator Comparator Unit
base address : 0x0

name : PADS0
description : Pads Controller
base address : 0x0

name : PADS1
description : Pads Controller
base address : 0x0

name : PINT0
description : The Pin Interrupt module
base address : 0x0
Interrupt (14) PINT0_BLOCK : Pin Interrupt Block

name : PINT1
description : The Pin Interrupt module
base address : 0x0

name : PINT2
description : The Pin Interrupt module
base address : 0x0

name : PINT3
description : The Pin Interrupt module
base address : 0x0

name : PINT4
description : The Pin Interrupt module
base address : 0x0

name : PINT5
description : The Pin Interrupt module
base address : 0x0

name : PORTA
description : The General-Purpose Input/Output Port
base address : 0x0

name : PORTB
description : The General-Purpose Input/Output Port
base address : 0x0

name : PORTC
description : The General-Purpose Input/Output Port
base address : 0x0

name : PORTD
description : The General-Purpose Input/Output Port
base address : 0x0

name : PORTE
description : The General-Purpose Input/Output Port
base address : 0x0

name : PORTF
description : The General-Purpose Input/Output Port
base address : 0x0

name : PWM0
description : Pulse-Width Modulator
base address : 0x0

name : PWM1
description : Pulse-Width Modulator
base address : 0x0

name : PWM2
description : Pulse-Width Modulator
base address : 0x0

name : RCU0
description : Reset Control Unit
base address : 0x0

name : SCS1
description : NVIC and SysTick
base address : 0x0

name : SDCTRL
description : System and Debug Control
base address : 0x0

name : SEC0
description : System Event Controller
base address : 0x0
Interrupt (8) SHARED_IRQ8 : Error

name : SEC1
description : System Event Controller
base address : 0x0

name : SINC0
description : SINC
base address : 0x0

name : SMC0
description : Static Memory Controller
base address : 0x0

name : SMPU0
description : The System Memory Protection Unit
base address : 0x0

name : SMPU1
description : The System Memory Protection Unit
base address : 0x0

name : SMPU2
description : The System Memory Protection Unit
base address : 0x0

name : SPI0
description : Serial Peripheral Interface
base address : 0x0
Interrupt (25) SHARED_IRQ25 : Error

name : SPI1
description : Serial Peripheral Interface
base address : 0x0

name : SPORT0
description : Serial Port
base address : 0x0

name : SPU0
description : System Protection Unit
base address : 0x0

name : SPU1
description : System Protection Unit
base address : 0x0

name : SWU0
description : System Watchpoint Unit
base address : 0x0
Interrupt (11) SHARED_IRQ11 : Event

name : SWU1
description : System Watchpoint Unit
base address : 0x0

name : SWU2
description : System Watchpoint Unit
base address : 0x0

name : SWU3
description : System Watchpoint Unit
base address : 0x0

name : SWU4
description : System Watchpoint Unit
base address : 0x0

name : SWU5
description : System Watchpoint Unit
base address : 0x0

name : SWU6
description : System Watchpoint Unit
base address : 0x0

name : SYSBLK0
description : Pads Controller
base address : 0x0
Interrupt (3) SHARED_IRQ3 : Bus Timeout

name : SYSBLK1
description : Pads Controller
base address : 0x0
Interrupt (5) SHARED_IRQ5 : Bus Timeout

name : TAPC
description : TAPC
base address : 0x0

name : TIMER0
description : General-Purpose Timer Block
base address : 0x0
Interrupt (15) SHARED_IRQ15 : Status

name : TIMER1
description : General-Purpose Timer Block
base address : 0x0

name : TRU0
description : Trigger Routing Unit
base address : 0x0
Interrupt (20) TRU0_INT1 : Interrupt request 1

name : TRU1
description : Trigger Routing Unit
base address : 0x0
Interrupt (21) TRU1_INT4 : Interrupt request 4

name : TTU0
description : Trigger Timing Unit
base address : 0x0

name : TWI0
description : Two-Wire Interface
base address : 0x0
Interrupt (29) TWI0_DATA : Data Interrupt

name : UART0
description : UART
base address : 0x0
Interrupt (26) UART0_STAT : Status

name : UART1
description : UART
base address : 0x0

name : UART2
description : UART
base address : 0x0

name : UART3
description : UART
base address : 0x0

name : UART4
description : UART
base address : 0x0

name : WDOG0
description : Watchdog Timer Unit
base address : 0x0
Interrupt (9) WDOG0_EXP : Expiration

name : WDOG1
description : Watchdog Timer Unit
base address : 0x0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.